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ABSTRACT 
Three logic families have been developed which are 
capable of realizing low power and high speed LSI/VLSI 
digital GaAs integrated circuits. The logic families are 
Source Follower Logic (SFL), Push/Pull SFL, and FET Injection 
Logic (FIL) . These families are analyzed and compared to t_he 
traditional Direct Coupled FET Logic (DCFL) family. 
Three input NOR/NAND gate 7 stage ring oscillators were 
laid out in AT&T' s SARGIC process, which uses MBE grown 
Hetro-junction FETs (HFETs) having 1 µm gates. Thi.s process 
utilizes a 2 µm pitch double level metal interconnect 
technology. The circuits were simulated using AT&T's ADVICE. 
circuit simulator using th.e nominal, high current and low 
current model parameters. 
The simulation results show that the SFL, Push/Pull SFL 
. . 
and FIL Logic families have higher DC and AC noise margins 
than DCFL. However, DCFL has the lowest propagation delay 
and' power dissipation due to its small voltage swing (0.5 V). 
DCFL also generally implements circuits with a smaller FET 






application.sin solving system critical path delays. 
finding 
The low 
power and high speed characteristics of digital GaAs ICs' are 
a major improvement for high_ performance digital systems that 
are silicon based and rely on ECL logic. However, GaAs has 
not demonstrated a technology capable of achieving LSI and 
VLSI integration densities demanded by system designers. 
Most problems stem from the poor process control in present 
-GaAs technology, and the low noise margins of certain logic_ 
families used. Also GaAs digital circuits are advocated for 
use in military systems where junction temperature can be as 
high as 175° C. At such a temperature high noise margin and 
low power 
use of a 
logic families are demanded, which precludes the 
low power/small noise margins Direct Coupled FET 
Log·ic (DCFL) . The development of three logic families 
capable of implementing digital GaAs integrated circuits with 
low power, high speed, and high noise margins is presented in 
this thesis. 
The application of GaAs technology in high speed digital. 
integrated circuits can be traced to the e.arly development of 
submicrometer gate length devices for microwave amplifiers. 
Microwave amplifiers demanded the development and manufacture 
of 1 to O. 5 µm gate length GaAs FE Ts. These devices 




·device. GaAs devices owe their high performance 
characteristics to the high electron mobility at low electric 
fiel-ds, and to the semi-insulat-ing properties of the 
material. Early GaAs processes used a mesa isola·tion 
technique [ 1] which resulted in a non-planar topology, and 
only permitted the realization of Depletion MESFETs' and 
Set_ ~tky barrier diodes, and was limited to one level of 
interconnect. At present digital oriented processes are 
planar, realize Depletion (DFET), Enhancement (EFET), and 
Schottky diodes. These devices are interconnected by a 
double level metal technology which results in much higher. 
circuit densities than in the past. 
The high speed and low power characteristics demanded by 
next generation computers, signal processing circuits, and 
instrumentation systems can be easily met by digital GaAs 
technology. Digital GaAs integrated circuits have 
demonstrated logic gate propagation delay below 20 pS at a 
power dissipation below 100 µw. Military sy$tems demand 
integrated circuit technologies that tolerate a wide 
temperature range (-55 to 125° C) and greater than lx10 7 rads 
radiation environment. At present these requirements can 
only be met by GaAs technologies. 
Chapter 2 presents some background information about 
GaAs technology, design trade-offs, and AC/DC noise margin 
analysis. 
3 
I I. ., ,. 
Chapter 3 presents a basic formulation of the physics of 
Retro-junction FETs (HFETs). The chapter begins by 
quantifying the two dime·ns iona·1 electron gas ( 2 DEG) and 
presenting the current versus voltage and capacitance versus 
voltage charact~ristics of HFET devices. The salient 
characteristics for the HFET devices used in simulating t.he 
ring oscillators are given in the last section of Chapter 3. 
In Chapter 4, a back-of-the-envelope analysis • lS 
performed on the logic families to derive the equations used 
to calculate the output voltages of the high and low logic 
states. Also, the ·unity gain points are derived for the 
transfer characteristics, and the simulated and calculated 
transfer characteristics are compared for the logic families 
under consideration. Finally, chapter 4 shows how complex 
gates, set/reset and clocked latches can be implemented. 
Chapter 5 presents the simulation results for each logic 
family. This analysis were performed using nominal, high and 
low current model parameters 
presented for propagation 
at 25 and 125° C. Data • lS 
delay, power dissipation, 
fanin/fanout sensitivity, and the power versus delay curves 
for each logic family. 
4 
2.1. GaAs Devices 
CHAPTER 2 
BACKGROUND 
A number of devices can be realized in GaAs technology. 
The most mature devices are the DFET and Schottky diode 
structures shown in Figure 2.1. DFETs at present· have the 
highest current drive capability per unit width. The 
Threshold voltage can be tailored by an ion implant under the 
gate, similar to MOS technology. By increasing the DFET 
threshold voltage toward the positive side an Enhancement FET 
(EFET) is realized. The gate to source drive for an EFET is 
limited to the turn on voltage of the Schottky diode (0.6 V),. 
which results in poor current drive capability. 
schematically shown in Figure 2.2 (a). 
An EFET is 
The EFET Schottky gate diode greatly reduces the I noise 
margins of logic gates and circuits that utilize EFETs by 
limiting the voltage swing. By performing a P implant under 
the gate of a FET, one realizes a GaAs JFET, Figure 2.2 (b). 
The JFET extends the gate to source drive for an EFET to 1.2 
V, which implements EFET based logic gates with higher noise 
margins and lower power over the DFET and EFET approach. 
5 
2.2. Advantages and Disadvantages of Digital GaAs 
GaAs integrated circuits' mai.n ad·vantages over bulk 
s:ilicon technology are primarily due to the higher electron 
mobility of GaAs as shown in Figure 2.3, and the use of a 
semi-insulating substrate. The high electron mobility i.n· 
GaAs, which is five to six times higher than silicon, leads 
to velocity saturation of GaAs FETs at a low drain to source 
voltage. Velocity saturation in GaAs is achieved at about 
5000 V/cm, which leads to O.Sv saturation voltage for a 1 µm 
gate FET. Velocity saturation I in silicon is about 
20,000 V/cm, which leads to a saturation voltage of 2 V for a 
1 µm gate length FET. However, silicon devices saturate 
below 2 V drain to source voltage due to channel pinch-off. 
The lower saturation voltages of GaAs devices exhibit 
higher average charging and discharging currents over silicon 
as can be inferred from the drain characteristics of a GaAs 
FET and a MOSFET in Figure 2 . 4 . Higher charging and 
discharging currents translate directly to higher gate 
switching speeds of GaAs integrated circuits. The lower 
saturation voltages in GaAs also allow a reduction of power 
supply voltage and voltage I swings, hence GaAs circuits have 
low power delay products compar.ed to silicon circuits as 
shown in Figure 2.5 [2]. 
GaAs devices are formed in a floating semi-insulating 
substrate, which leads to device isolation with much lower 
capacitance than silicon p-n junction isolation. The 
6 
.. 
floating substrate results in an interconnect technology with 
very low substrate capacitance, although GaAs has a higher 
relative permittivity than silicon, hence circuit delays will 
be dominated by line to line capacitance. Substrate 
capaci tan_ce I in silicon circuits. I lS one of the dominant 
factors le.acting to per.formance degradation. 
GaAs technology has a numb.er of device and cir:cuit 
related disadvantages over silicon. The most severe problem 
is the lack of a native oxide which prevents the development 
of a MOSFET structure. Hence, the MESFET is the most widely 
used structure I in mature GaAs technologies. The MESFET · 
suffers from the presence of a parasitic Schottky gate diode 
that forward biases at 0.6 V, which limits the voltage swing 
of the Enhancement/Depletion (DCFL) inverter shown in Figure 
2.6. 
The small voltage swing limits the DC high and low noise 
margin of DCFL to less than 200 mV at room temperature. This 
noise margin is not enough to manufacture high yield and high 
density integrated circuits. Hence, complex and novel logic 
gates suitable for GaAs have been proposed and investigated 
as will be shown later. The complicated logic forms employed 
in GaAs technology consume a large .chip area per gate 
compared to si.licon. The increas.e in area leads to 
inefficient layouts that degrade circuit performance, reduce 
circuit yields, and increase cost. 
Another I serious limitation b-orne by the MESFET is the 
inabi 1 i ty to use Enhancement m.ode transmission gates for 
implementing simple static l:ogic with a- single po·wer supp·ly 
This limitation also greatly 
hampers the d~velopment of silicon like high density dynamic 
circuits and memories. Another less serious shortcoming of 
GaAs is the lack of P-channel devices, which otherwise could 
have lead to another degree of freedom in designing low 
power/high performance GaAs ICs'. The lack of P channel 
devices can compromise circuit performance, 
logic family is a ratioed form of logic. 
I 
since every GaAs 
This is the same 
compromising issues of cl1annel width to length ratio (W/L) 
sizing in NMOS technology. Ratioed logic forms utilize 
different W/L's for the transistors and have a high ratio of 
DC to AC power, hence they can be very inefficient when 
driving high fanout capaci tan·ce· comp:ared to CMOS technology .. 
2.3. Design Trade-offs in Digital GaAs Technology 
Figure 2.7 shows a simple DCFL inverter driving load 
.. 
capacitances composed of wire Cw and fanout capacitance Cfo. 
It is assumed the driven loads do not draw any DC current, 
hence all currents are used to charge and discharge the load 
capacitance. The average propagation delay from the low to 
high state tpLH can be calculated as follows: 
le= IrJ2 ( 2.0) 
( 2 .. 1 ) 
--· tpLH = 2 CL Vo/ IL 
( .2 .. 2 ) 
( 2 . 3 ) 
where Ic ·is the charging current, IL is the load FET current, 
v0 is the voltage swing, CL is the load capacitance which is 
the sum of wire and input capacitance of the driven stages. 
The power dissipation P0 and power delay product are: 
( 2 . 4 ) 
( 2 . 5 ) 
The power delay product is directly proportional to the 
load capacitance CL, voltage swing VO, and power supply 
voltage VDD. Thus GaAs technology is best operated at low 
power supply voltages to reduce power dissipation and power 
delay product. High performance also mandates that the 
voltage swing be ·kept as small as possib·le, a,s well as 
reducing the loa.d capacitance. However, reduction of voltage 
swing directly reduces the circuit noise margins. 
Since the ideal sum of high and low no~se margins equals 
the voltage swing VO, reduction of voltage swing can greatly 
reduce circuit yields and limit integration densities. GaAs 
technology has demonstrated on-wafer threshold voltage 
variations as low as 20 mV [1]. However, the small noise 
margins of most GaAs logic families may not be enough t·o 
compensate for such process variation, temperature effects, 
and system I noise. to guarantee functionality under all 
conditions. 
.9 
The average propagation delay from the high to low state 
can also be analyzed as shown in Figure 2.8. 
discharge current is given as: 
Io1SCH. = (lo - IL)/2 
tpHL = CL Vo/101scH. 
== 2 CL Vo/(Io - IL) 
The average 
( 2 .• 6 ) 
( 2 •. 7 ) 
where IorscH is the discharge current and Lo is the driver f.ET 
current. 
The propagation delay tp • average is: 
1 1 
~=CL Vo -+ IL Io-IL ( 2.8 ) . 
During the high to low transition, the driver FET must 
discharge the load capacitance, as well as sink the load FET 
current. This situation is far less efficient than found in 
silicon MOS technology, since the transconductance and drive 
capability of silicon MOS devices is much higher. 
Most GaAs digital circuits a·re realized ·with r<atioed 
logic whereby the • • noise margins and circuit delay are a 
strong function of the pull down to pull up d.evice width 
ratio. Ratioed logic configurations have a high ratio of DC 
to AC power. Hence, to reduce the propagation delay requires 
increasing the AC power which is accompanied by a great 
increase in DC power and a reduction of noise margins. 
The power delay product of digital GaAs circuits can be 
very low compared to silicon technology due to a lower power 
supply voltage, voltage swing, and lower parasitic substrate 
10 
-r 
capacitance. However, smaller voltage swings are accompanied 
by small noise margins which burdens the process to achieve 
very low proce-ss variations. This can be a severe limitation 
on circuit yie ld-s ·an·d density, where high yield and high 
density ci.rcuits are essential in a competitive digi.ta_l 
.marke·t .. 
I ' 
2.4. AC and DC Noise Margin Definitions 
2.4.1. DC Noise Margins 
A digital logic gate's output restores a logic level-
when the input logic levels are represented by a valid range 
of voltages. The logic levels of gates generally degrade as· 
they propagate through a digital network, and tend to deviate 
to outside the allowed range. Hence, the high and low noise 
margins must be positive under worst case process and 
temperature variations. Noise margin limits by definition 
presume the circuit ·signals to be contaminated with noise to 
the maximum limit, but yet maintain circuit functionality. 
Figure 2.9 illustrates a typical inverter DC trartsfer 
curve. The shaded I region represents the valid restoring 
characteristics of the inverter. The logic output value is 
undefined when the input is between VIL and VIH, where the 
inverter gain is high [3]. For positive logic, the noise 
margin high (NMH) and noise margin low (NML) can be expressed 
11 
• 
as a function of the valid high {V!1-l) and low (VIL) input 
levels and output voltages high (VOH) and low (VOL) as shown: 
. . . 
,:. ~- .,..,. 
. ., :"< .... , '·( ... 
... . ..... 
·,; ~~ .... ' -:··>· 
NMH > IVoH - Vrnl 
NML > IVoL - VILI 
( 2 . 9 ) 
( 2.10) 
The DC transfer characteristic between the input and output 
for a gate can be defined for an inverter as: 
VO = f (VI) ( 2 . 11 ) 
Using equations ( 2.9 ) and ( 2.10 ) [3]: 
H (f (YOH - NMH) + NML ) > YOH ( 2 . 12 ) 
H (f (VOL - NML) - NMH ) < VOL ( 2 . 13 ) . 
/ 
The four logic levels VIH, VIL, VOH, an·d VOL can be 
a.ssigned to max·irni.ze the noise margin sum for a long chain of 
inverters. Since a transition at the in·put of a stage 
produces an opposite transition at the input of the following 
stage, maximum circuit noise is maximized by maximizing the 
high and low noise margin sum. This sum is given as: 
NMH + NML = H (VIL) - H (VIH) + VIL - VIH ( 2 . 14 ) 
By finding the unity gain points of the DC transfer 
function, one can solve and define the optimum VIL and VIH 
values as follows.: 
dH (VIL)/dVIL = -1 
dH (VIH)/dVIH = -1 
12 
( 2.15 ) 
( 2 . 16 ) 
This is the definition th~t will be used in this paper 
to characterize the DC noise rnargin·s. 
2.4.2. AC Noise Margins 
AC noise margins for a digital gate are applicable under 
the switching conditions or transient operation. The AC 
noise margins of a digital circuit are typically smaller than. 
at DC. Figure 2.10 illustrates the transient response of a 
gate for the ideal and actual cases. A logic gate will 
experience a loss of noise margin high (~NMH) and low (~NML). 
Noise margin loss can be attributed to first order on th.e. 
following circuit parameters: 
A. Voltage swing, VO; 
B. Frequency of operation, f; 
C. Load capacitance, CL; 
D. Gate propctgation delay, tp. 
The AC I noise I margin (NMAC) can be related to the DC 
noise margin (NMDC) and loss of noise rnargin (~NM) by the 
following expression: 
NMAC = NMDC -~ ( ·2.17) 
( 2.18) 
The AC I noise • margins will be measured by the set-up 
depicted in Figure 2.11. AC noise margin high is measured by 
lowering VDD2 and VSS2 simultaneously rela·tive to ·VDD1 and 
VSSl until the circuit fails .. r '.The AC noise m·argin low is 





relative to VDDl and VSS1 until circuit failure. 
and ACNML can be expressed as: 
ACNMH = IVDD2 - VDD 11 
ACNML = IVSS2 - VSS 11 
I 0 
The ACNMH 
( 2:. 1 9 ) 
( 2.20 ) 
Using this methodology, the AC noise margi·ns for a 
digital circ:uit can be measured versus frequency by sweeping 
the pulse input of a chain of gates . 
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Figure 2.11. AC Noise Margin Measurement Set-up. 
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CHAPTER 3 
HETRO-JUNCTION GaAs FET TECHNOLOGY 
3.1. Physics of Retro-junction FETs (HFET) 
AT&Ts 1· digital GaAs technology is based on a Molecular 
Beam Epitaxy (MBE) grown Hetero-junction Field Effect 
Transistor (HFET), which is also known as a HEMT, MODFET, and 
TEGFET by various vendors.; The HFET is a modulation doped 
FET formed by selective doping of GaAs and AlGaAs layers as 
shown in Figure 3. 1. The HFET has recently emerged to 
demonstrate the realization of very fast switching gates. -
Propagation delays for DCFL ring oscillators as low as 10 pS 
at 300° K have been reported [9]. 
The HFET uses a high mobility and high velocity two-
Dimensional Electron Gas (2 DEG) formed at the AlGaAs-GaAs 
interface to conduct current. This results I ' in carrier 
confinement to reduce ionized impurity scattering and 
maintain a constant depletion layer width. Since the 
depletion layer in an HFET is constant, a higher constant 
transconductance can be achieved with a higher drain current 
per unit width over the MESFET. This section will present a 
_basic formulation for quantifying the 2 DEG, followed by the 
charge control model, and then 
characteristics of the HFET. 
2.6 
the current/ capaci tanc·e 
\ 
' 
3 .. 1 .. 1 2 DEG Quantization 
• is gained by Understanding of HFET device operation 
quantifying the 2 DEG in the channel. This analysis 
parallels the analysis performed on calculating the 
layer carrier density in silicon MOS devices. 
I I inversion 
When a doped AlGaAs layer is grown on top of an undoped 
GaAs layer a 2 DEG is formed at the interface due to the 
conduction ba.nd dis continuity as shown in Figure 3. 1. The 2 
DEG gas is quantized in a direction perpendicular to the 
hetro-interface. The 2 DEG motion can be Characterized by an 
envelope function (see Equation 3.1) u.sing the effective ma~s.-
approximation as derived by F. Stern for n-type silicon 
inversion layers in MOS devices [6]. 
F(x,y,z) = <I>(z) exp(iQ•R) ( 3 . 1 ) 
where Q .is a 2D wave vector for motion parall2l to the hetro-
interface, Risa 2D vector in the interface plane, and z is 
the distance into the undoped GaAs layer from the interface. 
The $(z) wave function satisfies Shrodinger's equation: 
where I m l.S the 
i'l2 d2$i 
2 + [Ei - V(z)] <?i = 0 2m dz 
electron effective mass 
.( 3.2) 
in a bulk GaAs 
conduction band, Ei is ·the ith subband quantized energy 
lev·el, an.ct V (z) band bending potential energy at the 
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•• 
interface. Solving for V(z) us.ing Poisson's equation under 
boundary conditions under wh.ich free electrons are confined 




2 = q p(z) / £ 
dz ( 3 . 3 ) 
p ( z) is the space charge density in the GaAs w.hich is the sum 
of conduction band electrons and ionized acceptor (NA-) and 
donor (ND+) densities. p(z) can be expressed :as: 
n·= 1 ln [ 1 + EXP [ q ( Ep - Ei )/ kB T]] 
,. 
( 3 . 4. ) 
( 3.5.) 
Using a triangular well approximation, the potential 
energy near the interface can be approximated: 
( 3 . 6 ) 
where F 8 is the surface electric field. The solbtion leads 







3 q f 5 1t ( i + f ) T 
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( 3·. 7 ) 
Gauss's law relates the surface field Fs to the carrier 
density n 5 : 
1 
n = -EF s q s ( 3 . 8 ) 
where 
a 
n = ~ n-
s .L..J I 
i=O ( 3 . 9 ) 
Substitution of Equation (3.9) into Equa.tion (3.7) yields the 
subbands energy levels Eo and E1 : 
( 3. 10 ) 
( 3 . 11 ) 
Yo and y1 are estimated from cyclotron resonance data [6]: 
4 
2 -12 -Yo= .5 x 10 v m3 
4 
3 -12 -Y1 = .2 x 10 v m3 ( 3. 12 ) 
Consideration of the first 2 su:bband energy le·ads to 
satisfactory I I engineering results [ 7 ] ·for . . . . . . ·Carrier 
concentration n 5 : 
1 
DkT~ 
n8 = L.i In [ 1 + EXP [ q ( Ep - Ei) / kT ]] 
q i=O ( 3. 13 ) 
where Dis the density of states for the 2 DEG as determined 
by cyclotron effective m~ss=measurernent. 
D = 3.24 x 1017 m-2 v-1 ( 3 . 14. ) 
3~1.2 Charge Control 
In this section, the necessary equations for developing 
the drain current control of an HFET device will be stated. 
The analysis st arts by quantifying the channel electron 
density n 8 as a function of the gate-to-source voltage. 
When a Schottky gate contact is placed on AlGaAs, charge 
control of the 2 DEG can be achieved. When a large gate to 
source voltage is applied, the AlGaAs region will deplete as 
shown in Figure 3.2. 
The carr·ier concentration n 5 o·f the 2 DEG is given by 
[ 7 l : 
( 3 , 15 ) 
where Vg is· the applied gate voltage, ~bis Schottky barrier 
height, V(cti+) is the voltage across the undoped AlGaAs layer 
and vp2 is pinch-off voltage of the doped AlGaAs: 
30 
( 3.16 ) 
. 
dct is the total thickness of the doped AlGaAs beneath the 
gate and d ~. dct. + d1. A relationship between V (d1 +) and n 8 
can be approximated and is shown in figure 3.3 [12]. 
+ V(~) = ~Ep0(T) + a T ( 3.17 ) 
where a --'. 0. 125 x 10-16 vm2, and ~Efo ::::: 0 at 300° K and 
0.025 Vat 77° Kand below. Thus, the charge control model 
can be written as: 
' 
YoFF =Yopp+ LlEpo 
~d= Ea~ 80 A 
q 
(. .3 . 18 ) 
( 3.19 )' 
( 3.20 ) 
( 3 . 21 ) 
where ~d is a correction factor for Enhancement devices. 
Figure 3.3 compares the exact solution versus the approximate 
solution. 
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3.1.3 Current/Capacitance-Voltage Characteristics 
The current characteristics of HFET devices have been 
derived by Michael S. Shur [8] and Park and Kwack [9]. The 
derivation by Shur is a piece-wise linear approximation for 
the field velocity characteristics as shown in Figure 3.4. 
The Park and Kwack derivation I lS a closed form 
derivation which is more suitable for computer simulation of 
HFET integrated circuits. Their derivation st-a-rts with the 
charge control model and current density equation, the device 
energy band diagram is shown in Figure 3.5 and an equivalent 
circuit model is shown in Figure 3.6. 
applied: 
When a gate bias: is 
( 3.22 ) 
The voltage needed to deplete the doped AlGaAs entirely I is: 
q N0 (dd + di -wi) 
V = - --------
P 2E1 ( 3.23 ) 
( 3.24 ) 
l=-W 
( 3 .. 2·5) 
For the linear region the drain current can be derived to 
give [ 10] : 
32 
Vo 
L + 2 a ~ Rs - a Rs VO + 1 
s 
where 
In saturation the derivation s·tarts 
equation: 
d2 V p 1 J 
==-===--
dz2 ti q Vs 
.. 
where v 3 is carrier drift velocity and Is 
current, under the boundary conditions of: 
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( 3.26 ) 
( 3.27 ) 
. ' . . 
with Poisson-'s 
( 3.28 ) 
( 3.29 ) 
I l.S saturation 
·( 3 • 3 0 ) 
where Vos is the saturation drain to source voltage, Rs and Ro 
are the source and drain resistances, do is the 2· DEG layer 
width and ~Lis the reduced channel l~ngth when V0 > Vos· 




( 3 . 31 } 
The capacitance-voltage characteristics have been-
derived by Shur [8]. Using this model the gate-source 
capacitance Cgs and gate-drain capacitance Cgd a:r~ as 
follows: 





( 3 . 3·2 ) 
- . . 
·( 3.33 ) 
( 3 . 3·4 ) 
. 
Then 
( 3.35 } 
dQy 2 Ygd (Vga + 2 Vgs) 
Cga = dV = 3 2 
gd (V gs + V gd) ( 3 • 3 6 ) 
3. 2. H.FET Terminal Characteristics 
This section shows the simulated HFET terminal 
characteristics . ' using SargicS.13 model parameter set • in 
AT&T' s ADVICE c:ircuit simulator. Also Schottky diode· 
terminal characteristics are shown. Figures 3.7 to 3.10 show. 
the EFET drain and gate characteristics at 25 and 125° C for 
nominal, high, and low current cases. Figure 3.11 show the 
EFET gate to source and gate to drain capacitances at 25 and 
125° C. The DFET I-V characteristics are shown in Figures 
3 .12 to 3 .15 for both 25 and 125° C temperatures for the 
nominal, high, and low current cases. Figure 3.16 shows the 
DFET gate to source and gate to drain capacitances at 25 and 
125° C. Schottky diode characteristics are shown in Figures 
3.17 and 3.18. The current and capacitance values shown in 
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(a} HFE.T struct·ure, (b) band diagram (from ref. 
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Figure 3. 4. Two and three-piece linear approximation for 
velocity field characteristics (from ref. [7]). 
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Figure 3. 5. HFET energy band diagram (a) with no gate bias 




Figure 3.6. HFET equivalent circuit (from ref. [11]}. 
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Figure 3 . 7 . 
at 25° C. 
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Figure 3. 8. EFET IDS-VGS nominal, high, and low c11rrent 
characteristics at 25° C. 
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Figure 3 .10. EFET IDS-VGS nominal, high, and low current 
characteristics at 125° C. , 
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Figure 3.11. EFET Gate and drain-to-source capacitances Cgs 
and Cgd at 25° and 125° C. 
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Nominal DFET IDS-VOS I/V characteristics at 25°~ 
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Figure 3 .13. DFET IDS-VGS nominal, high, and low .curr:ent 
characteristics- at 25° C~ 
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Figure 3.14. 
12 5° C. 
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Figure 3. 15. DFET IDS-VGS nominal, high, and low current 
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Figure 3.16. DFET gate and drain t.o source capacitances Cgs 
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GaAs LOGIC FAMILY DESIGN 
4.1. GaAs Logic Family Evolution 
The feasibility of digital GaAs technologies was 
demonstrated using non-robust processes that only realized 
DFETs and Schottky diodes. The processes had poor threshold 
voltage control which required developing logic gates with 
large voltage swing and high noise margins. Hence, these 
families did not take advantage of GaAs's ability to operate 
at low power-supply voltages to reduce circuit power 
dissipation. 
Buffered FET Logic (BFL) [ 12 J was the first family 
developed. BFL is a high speed and high power logic family, 
that used an a 11 DF-ET p·roce s s and I requires two power 
supplies. BFL has :achieved loaded propagation delays of 33 
pS at a power dissipation of 5-10 mW/gate. The high power 
dissipation of BFL limits the families' integration density 
to SSI and MSI. 
Another logic family is the Source Coupled Logic (SCL) 
[ 13 J • SCL is the FET version of bipolar Emitter-Coupled 
Logic (ECL) implemented with DFET technology, which uses a 
single power supply. The family has demonstrated 60 pS 
propagation delay at a power dissipation of 6 mW/gate. Due 
to its differential mode of operation SCL is very tolerant of 




An improvement in the deve·lop·ment of low power Ga·As 
logic was the introduction of the Schottky Di.ode FE:T Logic 
·( SDFL) [ 14] . SDFL is also based on an all OF.ET process, and 
like BFL it too required two power supplies. SDFL dissipates 
about one-fifth the power of BFL with a fact or of two 
increase in :· ropagat ion delay. :he major attribute of SDFL 
is its low power that permits increases in circuit density to 
LSI levels [ 1 J • However, the family I is very fanout 
sensitive, since the gate is AC and DC loaded by fanout. 
The advent of developing Enhancement mode devices 
realized the implementation of low power and high speed logic 
gates. The simplest logic family considered for an 
Enhancement/Depletion (E/D) technology was Direct Coupled FET 
Logic (DCFL) [15}. DCFL had the potential to achieve power 
dissipation as lo·w as. 50 µw/gate and propagation d·elay 2 to 4 
times lO\ver than. BFL. The use of E/D FETs' allows DCFL tb 
operate with a single power supply vo.l tage as low a·s 1. 0 V. 
DCFL has the potential to push GaAs integration density to 
VLSI levels due to its low power dissipatio·n and simpl:e 
design. However, the small voltage swing of DCFL (0.5 V) 
translates into small high and low DC noise margins of 2·00. mV 
or less at 300° K. The small I noise • margins place an 
overburdening constraint of achieving tight process parameter 
control. 
The four logic families are shown in Figure 4: .1, and 
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4. 2. D.esign and. Analysis of LSI Grade GaAs Logic 
A number of logic familie~ that have the potential to 
realize LSI density in GaAs technology will be analyzed in 
this chapter. A back-of-the-envelope DC analysis I lS 
performed and compared with the simulated results for the 
families under consideration. 
4.2.1 Direct Coupled FET Logic (DCFL) Analysis 
A DCFL inverter is shown in Figure 4.2. I lS a DCFL 
simple logic family that has the potential for high density, 
speed, and low power cti·ssipation. However, the analysis will 
show that the small DC noise margins of 200 mV at 300 K 
almost disappear at high temp.eratures. 
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The family is not 
re.bust to tolerate tfi..e wide process variations of present 
GaAs technology. DCFL logic has other problems, namely the 
inability to implement com.pl ex logic functions 
(AND/OR/INVERT) and its high f~nout se·nsitivity due to Miller 
capacitance effect as will be shown in Chapter 5. 
The output high level VOH of a loaded DCFL gate when the 
input is low is limited by the S.chottky diode turn~oh voltage 
of the load gate, which is 0.7 V. In order to simplify the 
analysis, an unloaded inverter is analyzed. The load device 
Jl in Figure 4.2 (a) is in saturation and driver J2 is in the 
linear • region. The analysis uses the HFET I-V 
characteristics as derived by Shur [7]. The drain current in 
the linear I region • lS given by Equation ( 4 . 1) and drain 
current and voltage in saturation are given by Equations 





( 4 . 1 ) 
{ 4 •· 2 ) 
( 4 . 3 ) 
( 4 ~- 4 ) 
( 4 . 5 ) 
,, 
R3 and Rd are the sour·ce and. ·ctrain re·s istances; E is the 
p e rm it iv i t y o f Ga As ( 12 . 9 E o ) µ i s the mob i 1 it y of 2 DEG 
(4500 cm2/v s), Lg is the gate length, Wis the width, Es is 
the velocity saturated electric field, and d+ ~d • lS the 
distance to the 2 DEG. For an EFET d+ ~d =600 A and for a 
DFET d+ ~d = 1000 A. The voltage Vs is the voltage at which 
velocity saturation occurs and it is about 0.3 V. The EFET 
threshold voltage is 250 rnV and DFET threshold is -600 rnV. 
The DCFL inverter will be analyzed to get the transfer 
characteristics as shown in Figure 4.3. This analysis will 
then be used as the basic building block for analyzing the 
other logic families discussed. 
CASE 1: VIN = Voa 
The drain current of Jl is given by e 0quat·ion (4.6), and 
J2' s current is given by Equ·atio.n ( 4. 7) . 
currents we get: 
Rearranging terms we find that: 
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Equating t·he two 
I 
. ...l 
( 4 . 6 ) 
( 4 . 7 ) 
( 4 . 8 ) 
using the quadratic formula and taking the negative root: 
Vo=-------------------------------~--------------------------------2 E 
( 4 . 9 ) 
Using the device I si.ze·s from Figure 4.2 with a gate length of 
1 µm. The EFET source resistance of 200 n, and DFET source 
resistance of 625 Q. The output Vo is: Vo = Vo.L = 0 .14 V. 
CASE 2: VIN < VTE 
When the input I lS less than or equal to VTE of the 
driver J2, then the output will equal v08 which is VDD: Vo=· 
VoH = VDD = 2.0 V 
CASE 3: VIN = VIL 
In this case we will assume that Jl will be in the 
:linear region and J2 is in saturation, hence the drain 
currents and the output VO are written as: 
1 2 
~ 1 = ~D -VTo (VDD- Vo)-2(VDD- Vo) ,a, f3o [-VT0 (VDD- Vo)] 
( 4.10 ') 
since the output VOH will be very close to VDD, the term 
(-VDD ~ V0) 2 can be neglected to yield: 
ld1 = ~D Vm Vo - f3o Ym VDD { 4 . 11 ) 
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( 4.12 ) 
( 4 .. 13 ) 
the v11 level fPr DCFL will be near VTE' thus the term 
(VrN - VTE) 2 is much less than vs 2 and can be neglected: 
( 4 . 14 ) 
( 4 . 15 ) 
solving for Vo : 
( 4 . 1 6 ) 
to find the unity • gain point at which VrN - V 11 , the 
derivative of VO with respect to VrN is set equal to -1. 
• since 
dVo dVo dld1 
=----dVIN dldl dVIN 
dVo dld2 
-- --=-1 
dld1 dVIN ( 4 . 1 7 ) 
dVo 1 
------
dldl - PoVm ( 4.18 ) 
(VIN-VTE)2 




( 4 . 19 ) 
( 4 . 2 0 ) 
( 4 . 21 ) 
,i solving for VrN - VIL. 
( 4 . 2 2 ) 
from which we get a value for VIN - VrL - .0.290 V. The output 
voltage VO can be written as : 
.( 4.·23) 
Vo - 1. 9 V 
At a VrL value of 0.29 V and Vo value of 1.9 V, Jl will 
be in the linear region and J2 in saturation as ·assumed. 
CASE 4: VIN = VIH 
For this case it is assumed that Jl in saturation and J2 
in linear regions, hence: 
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1 2 
Id2 = ~E (VIN- VTE) Vo- 2 Vo 
• 
( 4 . 2 4 ) 
( 4 . 2 5 ) 
equating terms and solving for VO and VrN respectively: 
2 2 PE Vo - 2pEvovIN + 2pEvTEVo + 2~o vs 
( 4 . 2 6 ) 
-1 Vo 
( 4 .. 2 7 ) 
The derivative of VrN with respect to VO is set equal to -1 to 
solve for VO: 
dVIN 1 'oV2; 
dVo = 2- PE 
-2 
-1 Vo =-1 






3 PE -.1 
.( 4 .. 2 ·g ) 
Vo - 0.15 V. 
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Thus Jl will be saturated and J2 in linear region. Solving 
for VrH we get: 
.( 4 •. 30 ) 
V IH -- 0 . 5 5 V. 
The calculated and simulated transfer characteristics 
for the DCFL inverter are shown in Figure 4.3. The simulated 
transfer curve shows the output voltage increasing as the 
input exceeds O. 7 V. This effect is observed due to 
conduction by the S·chottky diode of J2 at forward bias. 
Hence, the loaded o~tput voltage high of a DCFL inverter will 
be clamped n,ear O. 7 V, and reduces the inverte·r' s Noise 
Margin High. 
The loaded transfer characteristics for the DCFL gate 
are shown in Chapter 5, from which the DC noise margins are 
extracted. 
Figure 4.3 shows that DCFL has a very poor Noise Margin 
Low, thus series connection of EFETs to make NAND gates or 
complex gates I is not feasible. Hence, DCFL logic must be 
synthesized with NOR gates. A schematic of a NOR gate SR 
latch and its transient response are shown in Figures 4.4 and 
4 . 5. A .clocked latch implemented in DCFL with its simulated 
transient response is also shown in Figures 4.6 and 4.7. 
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';'/ 
4.2.2. Source Follower Logic (SFL) Analysis 
The noise margins of a DCFL gate can be improved by 
using a source follower stage to drive a DCFL inverter as 
shown in Figure 4.8 (a). The analysis of the SFL logic 
family will proceed by finding the transfer characteristics 
of the source follower input. The SFL inverter will be 
characterized as a source follower driving a DCFL inverter, 
hence the VIL' V18 , v0 L, and v0 H values from the DCFL analysis 
will be used. Since the voltage swing at node VOl is clamped 
by the Schottky diode of the DCFL driver EFET, DFET J2 will 
be in the linear region and Jl is saturated. The analysis 
will be simplified by neglecting the Schottky diode current 
of the DCFL inverter. 
( 4 . 31 ) 
( 4 . 3 2 ) 
2 2 1 4 3 Vm Vol + 4 Vol + VTo Vol ~ ~61 [VioVoI2 + VmVo13] 
( 4.33 ) 
since the term ( 1/ 4) Po 1 Vo 1 4 is smaller than the cube and 
square terms. Squaring Ict1 and neglecting the term PE1 2Vs 2 , 
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since it is very ~mall: 
2 2 2 2 2 2 A.3 2-... ( lci1) = PE1Vs [VIN+ Vol + v1E +2V1EVol - 2VINVol - 2VINVm1 + 2pE1V;KsEl(VIN-VlE- Vol) 
( 4.34 ) 
equating (Ict1) 2 - (Ict2) 2 : 
~61 Vm Vol 3 + f361 vio Vol 2 - ~~I v?vol 2 - 2P~1 v; (VTE - VIN) Vol+ 2~1 v?RsEl Vol 
- P~1 v; cvlN + vi£- 2VINV·rn)- 2~1 v?RsEl (VIN - VTE) = 0 ( 4 . 35 ) 
since v01 is clamped to about 0.7 V, the cube t-erm will be 
much smaller then the square term for V0 1. So.lving. for· V.01 
using the quadratic formula and taking th~ positive rdot: 
where 
-b + 4 [b2 - 4ac] 
Vol=------------2a ( ·4 . 3 6 ) 
( 4.37 ) 
( 4.38 ) 
( 4 . 3 9 ) 
The source follower transfer characteristics are plotted 
in Figure 4.9 assuming that Vo1 will be clamped by the EFET 
Schottky diode. Using the the DCFL data for VrL, VrH, Vo1, 
and VoH, those points ca~ be calculated for the SFL inverter. 
The simulated and calculated SFL transfer characteristics are 
shown in Figure 10. 
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I 
VrN VoH • Vo1 0.7 V and Vo1 - 0.14 V - -• 
VrN - VrL • Vo1 - 0. 2 9 V and VrL - 0.6 v, VO - 1. g· v· • 
VrN VrH • Vo1 0.55 V and VrH - 0.95 V, VO - 0.15 V - - -• 
VrN - VoL • Vo1 - 0 and VoH - VDD - 2.0 V - - - -• 
By looking at the 2 input NOR gate in Figure 4.8 (b), we 
see when both inputs are high, the Schottky diode of J5 ,· in 
the output stage can conduct • excessive current supplied 
through J2 and J3. The excess current can be limited by 
adding a DFET to the gate as shown in Figure 4. 11. This 
addition to the gate does not affect the transfer 
characteristics of the gate as shown in Figure 4 .12, and 
helps reduce the gate's power dissipation. 
It can be seen that SFL has higher noise margins than· 
DCFL and makes a more robust logic family tolerant of process 
and temperature variations. Furthermore, the higher Noise 
Margin Low of SFL allows the series connection of EFETs in 
the output stage to· implement NAND gates and complex gates 
such as OR/AND/INVERT shown in Figure 4.13 with a single gate 
delay. 
The SFL gate can be used to built OR/AND/INVERT gates 
with a single gate delay as shown in Figure 4.13. Also SR 
and clocked latches (see Figures 4.14 thru 4.17) can be built 




4~·2.3. Push/Pull Source Follower Logic Analysis 
One drawback of both DCFL and SFL logic is the ratioed 
E/D output stage. The output stage • lS inefficient for 
driving large capacitive loads, and dissipates a lot of DC 
power when the output is low. An improvement for SFL is to 
replace the E/D output stage by a driven all EFET push/pull 
stage as shown in Figure 4.18. 
When the input to the SFL gate in Figure 4.18 is high, 
then node C is at approximately 1.2 V, node Dis at about 0.7 
V, and the output will be low. Since j5 acts as a diode when 
the output is low, then the gate to source voltage of j4 is 
about 0.3 V. Hence, the DC power will be minimized in the 
When the input goes low node C switches faster low state. 
than the output Z, and j 5 develops a large gate to sourc·e 
voltage which dumps a large current to charge the load 
capacitance. In the push/pull stage j5 acts as a level 
shifter. The DC transfer curve for this gate is shown in 
Figure 4 . 19. The SFL gate analysis can be applied to the 
push/pull SFL and will yield similar analytical results. 
The push/pull type of SFL also has a high Noise Margin 
Low and can be used to built NANO and OR/AND/INVERT gates 
with a single gate delay. The family can also be used to 
built SR and clocked latches with only two gate delays as 
shown in Figures 4.20 thru 4.24. 
As can be seen SFL has much higher DC n6ise margins than 
DCFL, but the gate uses more layout area and dissipates more 
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power. However, the ability to implement complex gates 
SFL can overcome such pen.alties. Another major advantage of 
SFL is the lower fanout sensitivity of the source follower 
input stage as will be s:hown in Chapter 5. 
4.2.4 FET Injection Logic (FIL) Analysis 
A FET Injection Logic (FIL) inverter is shown in Figure 
4.25. This family is a current steering logic similar to IIL 
gate. The basic gate in FIL is the NAND function. The 
inputs to an FIL gate are wire ANDed and the outputs are 
multiple open drains. The family operates as follows: 
The input is driven by open drain output. When the 
input is low, current Idl is sunk into the driver and outputs 
J3 and J4 are high (OFF). If the input is high, then Idl is 
driven into J2 and node C turns J3 and J4 on and the outputs 
go low. Diode Dl acts as a level shifter, while D2 acts as a 
speed up capacitor. 
The analys:is of t.he FI.L I lS by 
gate to so'urce voltage VOD of J2 as shown I in finding the 
Figure 4.26. Then the DCFL analysis will be used to predict 
the transfer characteristics of the FIL inverter. When the 
input current Iin is zero, Jl will be in the linear region 
and J2 is off. The maximum value of VOD I lS limited by the 
gate/source Schottky diode of J2, hence, Jl will be in the 
linear region of operation. 
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( 4.40 ) 
~1 = ~o (-vm voo-f voo2) ( 4.41 ) 
( 4.42 ) 
equating (4.40) and (4.41) and rearranging terms, we get: 
2 
~D VOD + 2~0 Yro VOD + 2Im = 0 ( 4.43 ) 
solving for the voltage VOD and taking the negative root: 
( 4 . 4 4 ) 
By substituting the DCFL VrL, V18 , v0 L, and VoH values, 
the transfer characteristic of the FIL inverter can be 
derived. From the DCFL transfer analysis, the input current 
low and high values can be calculated. The output voltage 
low and high will be the same as the DCFL inverter. 
IrN - IoH • VOD - 0.7 V and VoL 0.14 V - -• 
IrN - IrL • VOD - 0.29 V and IrL 200 uA - - -• 
IrN - IrH • VOD - 0.55 V and IrH - 275 uA • 
IrN - IoL • VOD - 0 and VoH - VDD - 2.0 V -• 
Figure 4. 27 shows the calculated and simulated DC 
transfer characteristics of the unloaded FIL inverter as a 
function of the input current IrN· 
The transfer characteristics for the FIL logic family 
show that it is robust and has high DC noise margins in the 
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low and high state-s. The noise margins and characteristics 
will be discussed further in Chapter 5. 
The FIL family implements the NAND function by having 
wired input.-s and multiple open drain outp·uts as shown I in 
Figuie 4.2:8 for a 2 input NAND gate with two outputs. A NOR 
gate can also be implemented-in FIL as shown in Figure 4.29. 
The open drain outputs will be pulled up by the input of the 
driven stage. 
FIL can implement complex gates such as AND/OR/INVERT 
logic with a single gate delay as shown in Figure 4.30. The 
family can also implement NAND SR latches, as well as clocked 
complex latches as shown in Figures 4.31 thru 4. ~4. 
Table 4.2 compares the salient characteristics of DCFL, 
SFL, and FIL logic families. All logic families are operated 














DCFL, SFL, and FIL LOGIC COMPARISON 
SFL PUSH/PULL SFL FIL 
MEDIUM SPEED/ HIGH SPEED/ MEDIUM SPEED/ 
HIGH FANOUT HIGH FANOUT LOW FANOUT 
MEDIUM POWER MEDIUM POWER LOW POWER 
.5-.9 mW/GATE .3-.6 mW/GATE .2-.5 mW/GATE 
GOOD DRIVER GOOD DRIVER POOR DRIVER 
HIGH DENSITY HIGH DENSITY HIGH DENSITY 
NMH=0.5 V NMH=0.3 V NMH==0.3 V 
NML=0.5 V NML=0.4 V NML=0.6 V 























Figure 4 .1. (a) BFL 2 input NOR gate, (b) SCL 2 input NOR 
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Calculated and simulated unloaded DCFL transfer 
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Figure 4.4. SR DCFL latch. 
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F·i·gure 4. 5. DCFL SR latch response. 
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Figure 4.6. DCFL clocked latch. 
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Figure 4.7. DCFL clocked latch response. 
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Figure 4. 8. (a) SFL inverter, (b) SFL NOR gate. 
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Figure 4. 9. Source follower simulated and calculated 
transfer characteristics. 
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Figure 4.10. Simulated atid calculated unloaded SFL transfer 
characteristics. 
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Figure 4.14. SFL SR latch. 
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Figure 4.18-. Push/Pull SFL inverter. 
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Figure 4.21. Push/Pull SFL SR latch. 
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Figure 4.30. FIL ANq/OR/INVERT gate. 
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Figure 4.3·1. FIL SR NANO latch. 
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CHAPTER 5 
SIMULATION RESULTS 
5.1. Family Characterization 
Digital GaAs integrated circuits are primarily designed 
using logic gates, since the use of pass transistor logic in 
GaAs is not feasible due to the parasitic Schottky diode of a 
GaAs FET. Synthesis complete 
I 
using logic I requires gates 
understanding of the characteristics of the logic families 
used and their impact on circuit yield with a given process.: 
The digital circuit designer is primarily interested in the 
DC I I noise margins versus fanin and fanout, the AC I noise 
margin, and fanin/fan·out loading of a logic family a.lo·ng with 
the power dissipation. 
The behavior of a logic family mu·st also be understood 
as a function of temperature, since a small LSI chip irt GaAs 
can easily dissipate a few watts excluding I/0 power. 
Temperature constraints are very severe in GaAs technology 
due to the very low noise margins, especially since device 
threshold voltages vary as much as 150 mV versus temperature. 
Th·is is extremely important since noi.se margins are on the 
order of 0.5V or less at 25° C for rndst GaAs logic families. 
Each of the logic families discussed is characterize-ct 
for DC a-nd AC characteristics at 25 and 125° C. DC analysis: 
of noise margins is p~rform~d on 3 input NOR or NAND gates as 
a function of fanin for a fanout of 3. The AC analysis is 
91 
performed on 7 stage 3~input NOR/NANO gate ring oscillators. 
The logic families are characterized in AC mode for AC noise 
I 
margins and driving capability versus fanout. and· '· wire 
capacitance. This analysis is done for gates with one input~. 
driven (fanin=l) and 3 inputs driven (fanin=3). 
The logic families were sized as to maintain a power 
dissipation below 700 µw at a power supply voltage of 2.0 V. 
The -~ogic families have been simulated using AT&T's ADVICE 
circuit simulator. The ADVICE simulator uses a general 
purpose HFET model with a model parameter set as shown in the 
device characteristics section of Chapter 3. The simulations 
'-/" 
are done at 25 and 125° C using nominal, low, and high EFET 
to DFET drain current ratios. 
5.2. Simul~tiort Set-up 
Seven stage ring oscillator structures were laid out 
using AT&T's SARGIC GaAs process with 1 µm gate length and 
2 µm width, and spacing double level metal proc-ess to 
characterize the logic families. The logic families are 
characterized by ring oscillator simulations for AC noise 
margins, power dissipation, and fanin/fanout sensitivity. 
Gate delays are calculated by measuring the center frequency 
of oscillation and using Equation 5.1. 
t p - 1 / -(2 f o N) ( 5 . 1 ) 
r " 
where tp .is the pro-pa_gation delay, fo 
·, is the oscillator 
center frequency, and N is ·the number of osc:illator gates. 
Each logic· family is characterized for DC noise margins for a 
fanin of 1 and 3 to measure noise margin degradation. This 
analysis is performed at 25 and 125.o ,C using the nominal, 
high, and low models. 
Ring oscillators with a fanin of one were simulated. 
The oscillators have fanouts of 1 and 4 loads for measuring 
the AC noise margins and the fanout sensitivity. Similar 
ring oscillators were set up with wire length of 200 and 
500 µm of • wire. This is equ i val en t to 45 and 110 femto 
Farads of capacitance for measuring I wire load sensitivity. 
This set up is shown in Figures 5.1 and 5.2. 
Next ring oscillators with a fanin of three were 
simulated. The oscillators have fanouts of 3 and 4 loads for 
measuring the AC hoise margins and the fanout sensitivity. 
Similar ring oscillators were set up with wire. length of 200 
and 500 µm of wire. This is equivalent to 45 and 11.0 femto 
Farads of capacitance for measuring wire load sensitivity. 
This set up is shown in Figures 5.3 and 5.4. This analysis 
was also done at 25 and 125° C using the nominal, high, and 
low current EFET to DFET drain current ratios. 
The AC noise margin were measured by varying the power 
supplies VD02 and VSS2 relative to VDD1 and VSS1. The AC 
noise margin high • lS extracted by lowering VDD2 and VSS2 
while maintaining 2 V across the gates until the oscillator 
93 
stalls. The change in VDD2 and VSS2 yields the AC I noise 
margin high of the oscillator. Similarly the AC. noise margin 
low is measured by raising VSS2 and VDD2 again maintaining 
2 V across the gates until the oscillator stalls. The 
difference in power supply values yields the AC noise margin 
,. 
low of the gates. The AC noise margins high and low are 
expressed as follows: 
AC NMH - IVDD2 - VDDll 
AC NML - IVSS2 VSS11 
5.3 Direct Coupled FET Logic (DCFL) 
A DCFL 3 input NOR gate schematic is shown in Figure 
5.5, indicating the FET sizes in the ring oscillator layout. 
Figures 5.6 to 5.9 show theDc transfer characteristics for 
DCFL inverter at 25 and 125° C using the nominal, high, and 
low model parameters for FANIN=l and FANIN=3. These figures 
are used I in extracting the DC • noise I margins for DCFL. 
Figures 5.10 and 5.11 show the power delay product for a DCFL 
3 input NOR gate with a FANIN and FANOUT of ·3. 
Tables 5.1 and 5.2 show DCFL characteristics for a FANIN 
of 1 and FANIN \of 3 respectively. The tables show the 
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TABLE 5.1. DCFL WITH FANIN - 1 
T = 25° C · T = 12 5° C 



















































T = 25° C 
HIGH 
0.3 
0 .. 1 
0.15 















T = 12 5° C 
NOMINAL 
0. 1.5 
































1 .• 7 
6:30 
DC NMH, V 
DC NML, V 
AC NMH, V 





DC NMH, V 
DC NML, V 
AC NMH, V 





TABLE 5. 1. DCFL WITH FANIN -·· 1 
T = 25° C T = 12 5° C 

































TABLE 5.2. DCFL WITH FANIN - 3 
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5.4. Source Follower FET Logic (SFL) 
A schematic for an SFL 3 input NOR gate is shown in 
(\.. j F i g u re 5 . 12 . The SFL transfer characteristics are shown in 
·---1~ 
Figures 5.13 to 5.16 at 25 and 125° C for nominal, high, and 
low model with FANIN=l and 3. Figures 5.17 and 5.18 show the 
power delay product for this family at 25 and 125° C. 
Tables 5.3 and 5.4 summarize the SFL characteristics at 
25 and 125° C for FANIN of 1 and 3. 
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TABLE 5.3. SFL WITH FANIN - 1 
T . · 2.5° C T = 12:5° C 
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TABLE 5. 4-.1 SFL WITH FAN·IN - 3 
T = 25° C 
NOMINAL 






















































A schematic for the push/pull SFL 3 input NOR gate is 
shown in Figure 5.19. Push/pull SFL. transfer chara.ct.eristics 
are shown in Figures 5.20 to 5.23 using nominal,. high, and 
low current models for FANIN=l and 3. The power delay 
characteristics are shown in Figures 5.24 and 5.25. 
The summary of Push/Pull SFL characteristics are shown 
in Tables 5.5 and 5.6. 
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TABLE 5.5. PUSH/PULL SFL WITH FANIN = 1 
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TABLE 5. -6. PUSH/PULL SFL WITH FAN IN = 3 
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5.6. FET Injection Logic (FIL) 
A schematic fo·r a FIL 3 input/3 output NAND gate is 
,,. 
shown in Figure 5.26. The FIL DC transfer characteristic~ 
are insensitive to FANIN or FANOUT due to the open drain 
output of the gate as will be shown. The DC trans fer 
characteristics for hbminal, high, and low current models are 
shown in Figures 5.27 to 5.30 at 25 and 125° C. Power delay 
product for FIL are shown in Figures 5.31 and 5.32. 
The FIL characteristics are summarized in Tables 5.7 and 
5.8. 
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5.7~ Comparative Analysis 
Analysis of the data shows th~t, as expected, DCFL has 
the shortest propagation delay. It was also expected that 
DCFL will have the smallest noise margins, which is more 
pronounced at high temperature and prevents the 
implementation of complex gates. However, DCFL has a number 
of attractive features namely, high speed, simplicity, low 
power, and current steering due to Schottky diode conduction 
when the input is high. Given present GaAs technology, DCFL 
is most suitable in implementing very high speed, small scale 
circuits where the threshold voltage variations are easily 
controlled. This family at present is not suitable for LSI 
density circuits unless the threshold voltage variation is 
repeatably controlled to below 25 mV. The DCFL logic family 
can greatly benefit if a number of device improvements ·are 
incorporated. The improvements are increasing the output 
resistance and transconductance of GaAs FETs, however, the 
greatest improvement is realized if the Schottky barrier 
height is increased to about 1.0 volt. 
The data shows that the Source Follower logic family is 
robust and has noise margins 3 times higher than DCFL. 
However, this family is about twice as slow as DCFL. This i.s 
to be expected since there are two stages from input to 
output. Also the SFL family dissipates slightly more power, 
and requires more transistor count to implement a NOR gate. 




density circuits with a penalty of increased chip area and 
decrease of circuit performance. However, the ability to 
implement complex gates in SFL can result in reducing the 
gate count compared to DCFL. Hence, use of SFL can result in 
reduced chip area and power dissipation, and increased chip 
performance. However, circuit performance can be close to 
DCFL when designing high fanout circuits due to the low input 
capacitance of the SFL gate. 
The push/pull SFL logic family is also robust and has 
twice the noise margins of DCFL. This family can achieve 
DCFL performance especially with high fanouts. The SFL 
families have the inherent advantage of low input capacitance 
and do not suffer from the Miller capacitance effect as .much 
as DCFL. The data shows that push/pull SFL can implement 
very high speed LSI density circuits. The transistor count 
is certainly higher than DCFL, however, the use of complex 
gates can greatly reduce the gate count and result in further 
improvements of reducing power dissipation, propagation 
delay, and chip area. 
The FIL logic family is robust with high AC noise 
margins 3 times higher than DCFL. This family has an 
advantage over DCFL and SFL families of being a true current 
steering logic family. Current steering is very important in 
the design of high speed GaAs integrated circuits, especially 
when dealing with small AC noise margins where current 




implementing very high speed circuits due to the high fanout 
sensitivity. The ability to impleme~t complex gates in FIL 
will definitely increase chip performance, however, the delay 
incurred can be high for fanouts greater than 4. Like the 
SFL logic families, FIL also requires a higher transistor 
count per gate when compared to DCFL. But, the power 
dissipation of FIL is comparable to that of DCFL. This 
family is most suitable for LSI and VLSI density circuits 
where the speed of operation is not very important. It can 
also be used in implementing the slower sections of circuits 
designed with the above logic families to reduce power 
dissipation and power supply current transients. The fam.ily 
can be very suitable for designing military circuits where 
the temperature variations are high, due to FIL's high AC 
noise margins. This family is also suitable for implementing 
circuits where RFI coupling and power supply current 
transients cannot be tolerated, since FIL is truly current 
steering. 
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Figure 5.10. DCFL- power delay product at .25° C. 
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Figure 5 .16. 
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Figure 5.20. Push/Pull SFL transfer curve, fANIN 1 
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Figure 5. 2·1. Push/Pull SFL transfer curve, FANIN 1 
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Figure 5.22~ Push/Pull SFL transfer curve, FANIN 
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Figu_re 5. 2-3. Push/Pull SFL transfer curve, FANIN = 3 
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Figure 5.30. 
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Four ldgic families suitable for LSI GaAs digital 
integrated circuit technology· ·have been analyzed and 
simulated. 
and FIL. 
The logic families are DCFL, SFL, Push/pull SFL, 
The analysis shows that DCFL has low propagation 
delay and low power dissipation and can achieve high circuit 
density. However, the _family has very low noise margins and 
large circuits will have poor yields given the present 
technology and process variations. The SFL logic family is a 
major improvement over DCFL and the logic families merttibrted· 
in the beginning of Chapter 4. This family is robust enough. 
to implement LSI circuits using present GaAs HFET technology. 
The major drawback ·of SFL compared to DCFL is the high power 
dissipation, longer propagation delay, and complicated 
structure. The analysis of push/pull SFL shows that this 
family is a high-speed, low power logic families, and has 
good noise margins. This family rivals DCFL in power delay 
product comparison, yet. has higher noise margins. FIL is a 
current steering logic family similar to Integrated Injection 
Logic. The FIL logic family has high noise margins and low 
power dissipation. However, FIL is very sensitive to fanout 
loading due -to the Miller capacitance effect. Miller 
capacitance effect also makes DCFL sensitive, however, FIL is 
much more sensitive due to the multiple open drain outputs. 
122 
~ 
One of the most important characteristics of a logic 
family in LSI and VLSI is the ability to implement complex 
gates with a single gate delay. It has been shown that this 
is not possible with DCFL due to the small I I noise margins. 
The other logic families can implement multiplexers, 
OR/ AND/ INVERT (AND /OR/ INVERT) gates, and clocked latches 
using complex gates. This capability makes the SFL and FIL 
logic families more competitive than DCFL I in I I increasing 
circuit performance, density, and reducing chip power 
dissipation. 
The simulations a.l.so. show that t·he SFL and FIL logic 
families are better suited for hi_g~ speed and high density 
di_git al IC s' than SDFL. These logic families all operate 
I 
from a single power supply voltage rather than two. This 
-
attribute will result in smaller power supply bus routing and 
helps reduce chip area. Also, unlike SDFL which is sensitive 
to DC and AC loading, SFL and FIL logic families can tolerate 
more device mis-ratioing. 
From an analysis of the SFL. an.cl FIL power-delay product 
plots, it can be deduced that these families can deliver the 
performance of BFL and SCL at lower power dissipation and 
higher circuit density. 
It is apparent from the· DC transfer characteristics that 
poor voltage gain greatly reduces the noise margin of DCFL 
and SFL circuits. This situation can be helped by increasing 




greatest benefit to the DCFL logic family is the increase of 
the Schottky ba rr ie r which . I increases the logic 
families noise margins. 
The FIL logic family suffers from the Miller capacitance 
effect. This problem can be alleviated by increasing the 
current drive of EFETs. This will result in-~educing the 
pull-down FET width and thus reduce the Miller capacitance. 
This will make FIL a viable logic family for implementing 
high performance, low switching noise circuits. 
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